Simgen: Development of Eecient Instruction Set Simulators

نویسندگان

  • Fredrik Larsson
  • Peter Magnusson
  • Bengt Werner
چکیده

A simulator is a powerful tool for both hardware and software development. However, implementing an eecient simulator by hand is a labour intensive and error-prone task. This paper describes a tool for automating signiicant portions of the work involved in developing instruction set architecture simulators while still generating an eecient simulator. We believe that the tool signiicantly shortens the design time. A speciication le describing the instruction set is used as input to the tool. With this technique we have generated a SPARC V8 simulator which is more eecient than an earlier hand-coded and hand-optimized version. The tool has also been applied to APZ 21220, a proprietary embedded CISC processor, demonstrating the generality of the technique.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Instruction Set Simulator In Embedded System

In embedded system design, there is an increasing demand for a cache simulation module inside a well-known instruction set simulator QEMU. System level, Algorithmic level, Instruction set level, Register-transfer level (RTL) simulation model can also be used for the synthesis of the embedded system. In embedded system design, there is an increasing demand for modeling techniques that can provid...

متن کامل

Pydgin for RISC-V: A Fast and Productive Instruction-Set Simulator

RISC-V is a new instruction-set architecture that encourages users to design new domain-specific extensions for their needs. This necessitates RISC-V instruction-set simulators that allow productive development, productive extension, and productive instrumentation. In addition, these simulators need to be high-performance to allow simulating real-world benchmarks. There is a productivity-perfor...

متن کامل

Generation of Interpretive and Compiled Instruction Set Simulators

Due to the large variety of di erent embedded processor types, retargetable software development tools, such as compilers and simulators, have received attention recently. Retargetability allows to handle di erent target processors with a single tool. In this paper, we present a system for automatic generation of instruction set simulators for a class of embedded processors. Retargetability is ...

متن کامل

Generation Of Interpretive Compiled Instruction Set Simulators

pydgin A (Py)thon (D)SL for (G)enerating (In)struction set simulators. executable provides a trace-JIT to dynamically compile frequently interpreted hot title = (Pydgin: Generating Fast Instruction Set Simulators from Simple Architecture. the behavior of the instruction set simulator with less than 1000 lines of C code (12) R. Leupers, et. al, "Generation of interpretive and compiled instructio...

متن کامل

Fast Instruction Set Simulation Using LLVM-based Dynamic Translation

In the development of embedded systems, Instruction-Set Simulators (ISS) plays an important role. When using an ISS, simulation speed is a significant issue. In this paper, we present a dynamic translation technique that uses the LLVM open-source compiler infrastructure to increase the simulation speed. Our dynamic translation technique translates hot basic blocks of the target instruction set ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997